

**Computer Science Department Technical Report
Cognitive Systems Laboratory
University of California
Los Angeles, CA 90024-1596**

**ESIM AND SPICE SIMULATION RESULTS: A VERY LARGE SCALE
INTEGRATION DESIGN OF AN ONLINE ALGORITHM FOR THE
COMPUTATION OF ROTATION FACTORS**

Stephen George Faris

**April 1989
CSD-890017**

1.1 Esim Results: Individual Units (Cases #1 - #12)

TABLE OF CONTENTS

1. Esim Results

1.1 Individual Units (Cases #1 - #12)

1.2 Final (Chip-Wide, Cases #1 - #12)

2. Spice Results

2.1 Standard Cells (All Valid Input Permutations)

2.2 Final (Critical Paths - Cycle Time Determination)

[illegible]

188

maui:faris

case1.out

Sat Dec 3 20:42:41 1988

pub3 / Public 3

pub3 maui:faris Job: case1.out Date: Sat Dec 3 20:42:41 1988
pub3 maui:faris Job: case1.out Date: Sat Dec 3 20:42:41 1988
pub3 maui:faris Job: case1.out Date: Sat Dec 3 20:42:41 1988
pub3 maui:faris Job: case1.out Date: Sat Dec 3 20:42:41 1988

[illegible]

三

1706 transistors, 946 nodes (6 pulled up)

[illegible]

[illegible][illegible]

0.8 4503

2065 Transistors, 1603 nodes (17 pulled up)

[illegible]

[illegible]

maui:faris

case2.out

Sat Dec 3 21:56:51 1988

pub3 / Public 3

pub3 maui:faris Job: case2.out Date: Sat Dec 3 21:56:51 1988

pub3 maui:faris Job: case2.out Date: Sat Dec 3 21:56:51 1988

pub3 maui:faris Job: case2.out Date: Sat Dec 3 21:56:51 1988

pub3 maui:faris Job: case2.out Date: Sat Dec 3 21:56:51 1988

[illegible]

1706 transistors, 946 nodes (6 pulled up)

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

maui:faris

case3.out

Sat Dec 3 22:42:10 1988

pub3 / Public 3

pub3 maui:faris Job: case3.out Date: Sat Dec 3 22:42:10 1988

pub3 maui:faris Job: case3.out Date: Sat Dec 3 22:42:10 1988

pub3 maui:faris Job: case3.out Date: Sat Dec 3 22:42:10 1988

pub3 maui:faris Job: case3.out Date: Sat Dec 3 22:42:10 1988

[illegible]

maui:faris

case4.out

Sat Dec 3 22:41:36 1988

pub3 / Public 3

pub3 maui:faris Job: case4.out Date: Sat Dec 3 22:41:36 1988

pub3 maui:faris Job: case4.out Date: Sat Dec 3 22:41:36 1988

pub3 maui:faris Job: case4.out Date: Sat Dec 3 22:41:36 1988

pub3 maui:faris Job: case4.out Date: Sat Dec 3 22:41:36 1988

[illegible]

[illegible]

maui:faris

case5.out

Sat Dec 3 22:42:44 1988

pub3 / Public 3

pub3 maui:faris Job: case5.out Date: Sat Dec 3 22:42:44 1988

pub3 maui:faris Job: case5.out Date: Sat Dec 3 22:42:44 1988

pub3 maui:faris Job: case5.out Date: Sat Dec 3 22:42:44 1988

pub3 maui:faris Job: case5.out Date: Sat Dec 3 22:42:44 1988

[illegible]

maui:faris

case6.out

Sat Dec 3 22:43:31 1988

pub3 / Public 3

pub3 maui:faris Job: case6.out Date: Sat Dec 3 22:43:31 1988
pub3 maui:faris Job: case6.out Date: Sat Dec 3 22:43:31 1988
pub3 maui:faris Job: case6.out Date: Sat Dec 3 22:43:31 1988
pub3 maui:faris Job: case6.out Date: Sat Dec 3 22:43:31 1988

[illegible]

maui:faris

case7.out

Sat Dec 3 22:44:05 1988

pub3 / Public 3

pub3 maui:faris Job: case7.out Date: Sat Dec 3 22:44:05 1988

pub3 maui:faris Job: case7.out Date: Sat Dec 3 22:44:05 1988

pub3 maui:faris Job: case7.out Date: Sat Dec 3 22:44:05 1988

pub3 maui:faris Job: case7.out Date: Sat Dec 3 22:44:05 1988

[illegible]

[illegible]

maui:faris

case8.out

Mon Dec 5 02:04:59 1988

pub3 / Public 3

pub3 maui:faris Job: case8.out Date: Mon Dec 5 02:04:59 1988

pub3 maui:faris Job: case8.out Date: Mon Dec 5 02:04:59 1988

pub3 maui:faris Job: case8.out Date: Mon Dec 5 02:04:59 1988

pub3 maui:faris Job: case8.out Date: Mon Dec 5 02:04:59 1988

[illegible]

1706 Transistors, 946 nodes (6 pulled out)

[illegible]

[illegible]

maui:faris

case1.out

Thu Dec 15 00:05:42 1988

pub3 / Public 3

pub3 maui:faris Job: case1.out Date: Thu Dec 15 00:05:42 1988
pub3 maui:faris Job: case1.out Date: Thu Dec 15 00:05:42 1988
pub3 maui:faris Job: case1.out Date: Thu Dec 15 00:05:42 1988
pub3 maui:faris Job: case1.out Date: Thu Dec 15 00:05:42 1988

1.2 Esim Results: Final (Chip-wide, Cases #1 - #12)

[illegible]

[illegible]

maui:faris

case2.out

Thu Dec 15 00:08:27 1988

pub3 / Public 3

pub3 maui:faris Job: case2.out Date: Thu Dec 15 00:08:27 1988
pub3 maui:faris Job: case2.out Date: Thu Dec 15 00:08:27 1988
pub3 maui:faris Job: case2.out Date: Thu Dec 15 00:08:27 1988
pub3 maui:faris Job: case2.out Date: Thu Dec 15 00:08:27 1988

[illegible]

[illegible]

[illegible]

maui:faris

case3.out

Thu Dec 15 00:10:49 1988

pub3 / Public 3

pub3 maui:faris Job: case3.out Date: Thu Dec 15 00:10:49 1988
pub3 maui:faris Job: case3.out Date: Thu Dec 15 00:10:49 1988
pub3 maui:faris Job: case3.out Date: Thu Dec 15 00:10:49 1988
pub3 maui:faris Job: case3.out Date: Thu Dec 15 00:10:49 1988

[illegible]

maui:faris

case4.out

Thu Dec 15 00:13:11 1988

pub3 / Public 3

pub3 maui:faris Job: case4.out Date: Thu Dec 15 00:13:11 1988
pub3 maui:faris Job: case4.out Date: Thu Dec 15 00:13:11 1988
pub3 maui:faris Job: case4.out Date: Thu Dec 15 00:13:11 1988
pub3 maui:faris Job: case4.out Date: Thu Dec 15 00:13:11 1988

[illegible]

[illegible]

[illegible]

maui:faris

case5.out

Thu Dec 15 00:15:33 1988

pub3 / Public 3

pub3 maui:faris Job: case5.out Date: Thu Dec 15 00:15:33 1988

pub3 maui:faris Job: case5.out Date: Thu Dec 15 00:15:33 1988

pub3 maui:faris Job: case5.out Date: Thu Dec 15 00:15:33 1988

pub3 maui:faris Job: case5.out Date: Thu Dec 15 00:15:33 1988

maui:faris

case6.out

Thu Dec 15 00:17:55 1988

pub3 / Public 3

pub3 maui:faris Job: case6.out Date: Thu Dec 15 00:17:55 1988
pub3 maui:faris Job: case6.out Date: Thu Dec 15 00:17:55 1988
pub3 maui:faris Job: case6.out Date: Thu Dec 15 00:17:55 1988
pub3 maui:faris Job: case6.out Date: Thu Dec 15 00:17:55 1988

[illegible]

maui:faris

case7.out

Thu Dec 15 00:20:18 1988

pub3 / Public 3

pub3 maui:faris Job: case7.out Date: Thu Dec 15 00:20:18 1988
pub3 maui:faris Job: case7.out Date: Thu Dec 15 00:20:18 1988
pub3 maui:faris Job: case7.out Date: Thu Dec 15 00:20:18 1988
pub3 maui:faris Job: case7.out Date: Thu Dec 15 00:20:18 1988

[illegible]

[illegible]

maui:faris

case8.out

Thu Dec 15 00:22:40 1988

pub3 / Public 3

pub3 maui:faris Job: case8.out Date: Thu Dec 15 00:22:40 1988
pub3 maui:faris Job: case8.out Date: Thu Dec 15 00:22:40 1988
pub3 maui:faris Job: case8.out Date: Thu Dec 15 00:22:40 1988
pub3 maui:faris Job: case8.out Date: Thu Dec 15 00:22:40 1988

[illegible]

[illegible]

[illegible]

[illegible]

maui:faris

case9.out

Thu Dec 15 00:25:15 1988

pub3 / Public 3

pub3 maui:faris Job: case9.out Date: Thu Dec 15 00:25:15 1988
pub3 maui:faris Job: case9.out Date: Thu Dec 15 00:25:15 1988
pub3 maui:faris Job: case9.out Date: Thu Dec 15 00:25:15 1988
pub3 maui:faris Job: case9.out Date: Thu Dec 15 00:25:15 1988

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

maui:faris

case10.out

Thu Dec 15 00:27:37 1988

pub3 / Public 3

pub3 maui:faris Job: case10.out Date: Thu Dec 15 00:27:37 1988

pub3 maui:faris Job: case10.out Date: Thu Dec 15 00:27:37 1988

pub3 maui:faris Job: case10.out Date: Thu Dec 15 00:27:37 1988

pub3 maui:faris Job: case10.out Date: Thu Dec 15 00:27:37 1988

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

maui:faris

case11.out

Sat Dec 17 02:07:01 1988

pub3 / Public 3

pub3 maui:faris Job: case11.out Date: Sat Dec 17 02:07:01 1988
pub3 maui:faris Job: case11.out Date: Sat Dec 17 02:07:01 1988
pub3 maui:faris Job: case11.out Date: Sat Dec 17 02:07:01 1988
pub3 maui:faris Job: case11.out Date: Sat Dec 17 02:07:01 1988

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]

maui:faris

case12.out

Thu Dec 15 00:34:30 1988

pub3 / Public 3

pub3 maui:faris Job: case12.out Date: Thu Dec 15 00:34:30 1988
pub3 maui:faris Job: case12.out Date: Thu Dec 15 00:34:30 1988
pub3 maui:faris Job: case12.out Date: Thu Dec 15 00:34:30 1988
pub3 maui:faris Job: case12.out Date: Thu Dec 15 00:34:30 1988


[illegible]


[illegible]


[illegible]

2.1 Spice Results: Standard Cells (All Input Combinations)

set GND	0
set Vdd	1
set Vload	2
set CMOSP	4
set CMOSN	5
set CLK	10
set CLKbar	11
set CLKM	12
set CLKMbar	13
set CLKS	14
set CLKSbar	15
set PRESET	16
set A	20
set B	21
set C	22
set D	23
set D0	24
set D1	25
set S	26
set Sbar	27
set shiftin	28
set shiftin0	29
set CYbar	40
set SUMbar	41
set Q	42
set Qbar	43
set QM	44
set QMbar	45
set QS	46
set QSbar	47








```


* Simulation of cell: nand3.mag (ABC: 111 -> 011 -> 111) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*        (Weff = Wdrawn - Delta_W)
*        3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,12ns)
define(TF,2ns)
define(TL,12ns)
define(PER,28ns)
define(TIME,30ns)
*
*
*
*
VA 20 0 pulse(5 0 TD TR TF TH PER) HERE
VB 21 0 5V
VC 22 0 5V
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*
.tran 0.25ns TIME HERE
.print trans v(20) v(23) i(Vdd)
.print trans v(100)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit input (= load)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XLOAD 2 4 5 23 100 load HERE
*
include(//ics12/dloh/spice.dir/load)
*
include(//ics12/dloh/spice.dir/power)
*
include(//ics12/dloh/spice.dir/nand3.dir/nand3.spice) HERE
*
include(//ics12/dloh/spice.dir/models)
*
.end

```



```
* Simulation of cell: nand3.mag (ABC: 111 -> 000 -> 111) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*          (Weff = W_drawn - Delta_W)
*        3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,12ns)
define(TF,2ns)
define(TL,12ns)
define(PER,28ns)
define(TIME,30ns)
*
*
*      A
*      B
*      C
*
VA  20  0 pulse(5 0 TD TR TF TH PER) HERE
VB  21  0 pulse(5 0 TD TR TF TH PER)
VC  22  0 pulse(5 0 TD TR TF TH PER)
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*      HERE
.tran 0.25ns TIME
.print trans v(20) v(23) i(Vdd)
.print trans v(100)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit input (= load)
* Passing Vload Vcmosp Vcmosn output subcktname
*
*      HERE
XLOAD 2 4 5 23 100 load
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/nand3.dir/nand3.spice) HERE
*
include(/icsl2/dloh/spice.dir/models)
*
.end
```

nand3.mag (ABC: 111 -> 000 -> 111)



```
* Simulation of cell: nor2.mag (AB: 10 -> 00 -> 10) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*        (Weff = Wdrawn - Delta_W)
*        3 um model cards courtesy of mosis
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,12ns)
define(TF,2ns)
define(TL,12ns)
define(PER,28ns)
define(TIME,30ns)
*
*
*      A
*      _____
*
VA 20 0 pulse(5 0 TD TR TF TH PER)
VB 21 0 0V
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
.tran 0.25ns TIME
.print trans v(20) v(22) i(Vdd)
.print trans v(100)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit input (= load)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XLOAD 2 4 5 22 100 load
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/nor2.dir/nor2.spice)
*
include(/icsl2/dloh/spice.dir/models)
*
.end
```

* Simulation of cell: nor2.mag (AB: 11 -> 00 -> 11) HERE


```

Notes:  all inputs = 2ns rise/2ns fall
        all clocks = 2ns rise/2ns fall
        transistors courtesy of sim2spice
        all transistor source/drain measurements made by hand
        all transistor widths adjusted to Weff of each type
        (Weff = W_drawn - Delta_W)
        3 um model cards courtesy of mosis

```

* Cell Inputs

```
define(TD,2ns)
define(TR,2ns)
define(TH,12ns)
define(TF,2ns)
define(TL,12ns)
define(PER,28ns)
define(TIME,30ns)
```



```

VA  20  0  pulse(5 0 TD TR TF TH PER)
VB  21  0  pulse(5 0 TD TR TF TH PER)
*
```

* Simulation Outputs

```
* Prints inputs, outputs, load output, and current use, respectively
*
```

```
.tran 0.25ns TIME
```

```
.print trans v(20) v(22) i(Vdd)
```

```
.print trans v(100)
```

```
options nomod ingold=2
```

```
.width out=80
```

```
* Pass cell output to subcircuit input (= load)
* Passing Vload Vcmosp Vcmosn output subcktname
*
```

XLOAD 2 4 5 22 100 load


```
include (/ics12/dloh/spice.dir/load)
*
```


```
include(/ics12/dloh/spice.dir/power)
*
```

```
include(/ics12/dloh/spice.dir/nor2.dir/nor2.spice)
*
```


```
include(/ics12/dloh/spice.dir/models)
*
```

.end






```

* Simulation of cell: nor3.mag (ABC: 100 -> 000 -> 100) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*        (Weff = W_drawn - Delta_W)
*        3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,12ns)
define(TF,2ns)
define(TL,12ns)
define(PER,28ns)
define(TIME,30ns)
*
*
* 
*
VA 20 0 pulse(5 0 TD TR TF TH PER) HERE
VB 21 0 0V
VC 22 0 0V
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*
*tran 0.25ns TIME HERE
.print trans v(20) v(23) i(Vdd)
.print trans v(100)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit input (= load)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XLOAD 2 4 5 23 100 load HERE
*
include(/icsl2/dloh/spice.dir/load)
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/nor3.dir/nor3.spice) HERE
include(/icsl2/dloh/spice.dir/models)
*
.end

```




```
* Simulation of cell: nor3.mag (ABC: 111 -> 000 -> 111) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*          (Weff = W_drawn - Delta_W)
*        3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,12ns)
define(TF,2ns)
define(TL,12ns)
define(PER,28ns)
define(TIME,30ns)
*
*





The timing diagram shows three horizontal traces labeled A, B, and C. All three traces start at a low level, transition sharply to a high level at t=5ns, remain high until t=25ns, and then transition sharply back to a low level.



*
VA 20 0 pulse(5 0 TD TR TF TH PER) HERE
VB 21 0 pulse(5 0 TD TR TF TH PER)
VC 22 0 pulse(5 0 TD TR TF TH PER)
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
.tran 0.25ns TIME HERE
.print trans v(20) v(23) i(Vdd)
.print trans v(100)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit input (= load)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XLOAD 2 4 5 23 100 load HERE
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/nor3.dir/nor3.spice) HERE
*
include(/icsl2/dloh/spice.dir/models)
*
.end
```


nor3.mag (ABC: 111 -> 000 -> 111)













```

* Simulation of cell: fad.mag (ABC: 101 -> 001 -> 101)      HERE
*
* Notes:  all inputs = 2ns rise/2ns fall
*         all clocks = 2ns rise/2ns fall
*         transistors courtesy of sim2spice
*         all transistor source/drain measurements made by hand
*         all transistor widths adjusted to Weff of each type
*         (Weff = W_drawn - Delta_W)
*         3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,18ns)
define(TF,2ns)
define(TL,18ns)
define(PER,40ns)
define(TIME,42ns)
*
*
*
*
VA  20  0  pulse(5 0 TD TR TF TH PER)      HERE
VB  21  0  0V
VC  22  0  5V
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*
.tran 0.25ns TIME      HERE
.print trans v(20) v(40) v(41) i(Vdd)
.print trans v(100) v(101)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit inputs (= loads)
* Passing Vload Vcmosp Vcmosn output subcktname
*
*
XCYbar  2 4 5 40 100 load      HERE
XSUMbar 2 4 5 41 101 load
*
include(/ics12/dloh/spice.dir/load)
*
include(/ics12/dloh/spice.dir/power)
*
include(/ics12/dloh/spice.dir/fad.dir/fad.spice)      HERE
*
include(/ics12/dloh/spice.dir/models)
*
.end


```





```
* Simulation of cell: fad.mag (ABC: 110 -> 010 -> 110) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*         all clocks = 2ns rise/2ns fall
*         transistors courtesy of sim2spice
*         all transistor source/drain measurements made by hand
*         all transistor widths adjusted to Weff of each type
*             (Weff = Wdrawn - Delta_W)
*         3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,18ns)
define(TF,2ns)
define(TL,18ns)
define(PER,40ns)
define(TIME,42ns)
*
*
*
*
VA 20 0 pulse(5 0 TD TR TF TH PER) HERE
VB 21 0 5V
VC 22 0 0V
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*
.tran 0.25ns TIME HERE
.print trans v(20) v(40) v(41) i(Vdd)
.print trans v(100) v(101)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit inputs (= loads)
* Passing Vload Vcmosp Vcmosn output subcktname
*
*
XCYbar 2 4 5 40 100 load HERE
XSUMbar 2 4 5 41 101 load
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/fad.dir/fad.spice) HERE
*
include(/icsl2/dloh/spice.dir/models)
*
.end
```




```
* Simulation of cell: fad.mag (ABC: 000 -> 001 -> 000) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*         all clocks = 2ns rise/2ns fall
*         transistors courtesy of sim2spice
*         all transistor source/drain measurements made by hand
*         all transistor widths adjusted to Weff of each type
*         (Weff = Wdrawn - Delta_W)
*         3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,18ns)
define(TF,2ns)
define(TL,18ns)
define(PER,40ns)
define(TIME,42ns)
*
*
*
*
VA 20 0 0V
VB 21 0 0V
VC 22 0 pulse(0 5 TD TR TF TH PER)
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
.tran 0.25ns TIME
.print trans v(22) v(40) v(41) i(Vdd)
.print trans v(100) v(101)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit inputs (= loads)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XCYbar 2 4 5 40 100 load
XSUMbar 2 4 5 41 101 load
*
include(/icsl2/dloh/spice.dir/load)
include(/icsl2/dloh/spice.dir/power)
include(/icsl2/dloh/spice.dir/fad.dir/fad.spice)
include(/icsl2/dloh/spice.dir/models)
.end
```




```
* Simulation of cell: fad.mag (ABC: 010 -> 011 -> 010) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*         all clocks = 2ns rise/2ns fall
*         transistors courtesy of sim2spice
*         all transistor source/drain measurements made by hand
*         all transistor widths adjusted to Weff of each type
*             (Weff = W_drawn * Delta_W)
*         3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,18ns)
define(TF,2ns)
define(TL,18ns)
define(PER,40ns)
define(TIME,42ns)
*
*
*      /-----\
*     |           | C
*    __|_____|___|_____
*
VA  20   0   0V
VB  21   0   5V
VC  22   0 pulse(0 5 TD TR TF TH PER)
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
.tran 0.25ns TIME
.print trans v(22) v(40) v(41) i(Vdd)
.print trans v(100) v(101)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit inputs (= loads)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XCYbar  2 4 5 40 100 load
XSUMbar 2 4 5 41 101 load
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/fad.dir/fad.spice)
*
include(/icsl2/dloh/spice.dir/models)
*.end
```




```
* Simulation of cell: fad.mag (ABC: 100 -> 101 -> 100) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*         all clocks = 2ns rise/2ns fall
*         transistors courtesy of sim2spice
*         all transistor source/drain measurements made by hand
*         all transistor widths adjusted to Weff of each type
*           (Weff = Wdrawn - Delta_W)
*         3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,18ns)
define(TF,2ns)
define(TL,18ns)
define(PER,40ns)
define(TIME,42ns)
*
*
*
*
VA 20 0 5V
VB 21 0 0V
VC 22 0 pulse(0 5 TD TR TF TH PER)
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
.tran 0.25ns TIME
.print trans v(22) v(40) v(41) i(Vdd)
.print trans v(100) v(101)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit inputs (= loads)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XCYbar 2 4 5 40 100 load
XSUMbar 2 4 5 41 101 load
*
include(/icsl2/dloh/spice.dir/load)
include(/icsl2/dloh/spice.dir/power)
include(/icsl2/dloh/spice.dir/fad.dir/fad.spice)
include(/icsl2/dloh/spice.dir/models)
.end
```





```
* Simulation of cell: fad.mag (ABC: 110 -> 111 -> 110) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*            (Weff = W_drawn * Delta_W)
*        3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,18ns)
define(TF,2ns)
define(TL,18ns)
define(PER,40ns)
define(TIME,42ns)
*
*
*      C
*     / \
*    /   \
*   /_____\
*  /         \
* /           \
*/             \
VA 20 0 5V
VB 21 0 5V
VC 22 0 pulse(0 5 TD TR TF TH PER)
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*                                     HERE
.tran 0.25ns TIME
.print trans v(22) v(40) v(41) i(Vdd)
.print trans v(100) v(101)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit inputs (= loads)
* Passing Vload Vcmosp Vcmosn output subcktname
*
*                                     HERE
XCYbar 2 4 5 40 100 load
XSUMbar 2 4 5 41 101 load
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/fad.dir/fad.spice) HERE
*
include(/icsl2/dloh/spice.dir/models)
*
.end
```







```
* Simulation of cell: cpa (AB = 10; C = 1 -> 0 -> 1) HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*          (Weff = W_drawn - Delta_W)
*        3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,28ns)
define(TF,2ns)
define(TL,28ns)
define(PER,60ns)
define(TIME,62ns)
*
*
*
*
VA 20 0 5V
VB 21 0 0V
VC 22 0 pulse(5 0 TD TR TF TH PER)
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*
.tran 0.25ns TIME
.print trans v(22) v(80) v(81) i(Vdd)
.print trans v(100) v(101)
.options nomod ingold=2
.width out=80
*
*
* FAD SUBCKT: Vdd Vcmosp Vcmosn A B C CYbar SUMbar
*
Xfad0      1 4 5 20 21 22 50 51 fad
Xfad1      1 4 5 20 21 50 60 61 fad
Xfad2      1 4 5 20 21 60 70 71 fad
Xfad3      1 4 5 20 21 70 80 81 fad
*
* Pass cell output to subcircuit inputs (= loads)
* Passing Vload Vcmosp Vcmosn output subcktname
*
XCYbar 2 4 5 80 100 load
XSUMbar 2 4 5 81 101 load
*
include(/icsl2/dloh/spice.dir/cpa.dir/fad)
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/models)
*
.end
```



```
* Simulation of cell: inv.fad.mag (A: 0 -> 1 -> 0)                                     HERE
*
* Notes: all inputs = 2ns rise/2ns fall
*        all clocks = 2ns rise/2ns fall
*        transistors courtesy of sim2spice
*        all transistor source/drain measurements made by hand
*        all transistor widths adjusted to Weff of each type
*            (Weff = Wdrawn - Delta_W)
*        3 um model cards courtesy of mosis
*
* Cell Inputs
*
define(TD,2ns)
define(TR,2ns)
define(TH,12ns)
define(TF,2ns)
define(TL,12ns)
define(PER,28ns)
define(TIMES,30ns)
*
*
*      A
*    /-----\
*   /         \
*  /           \
*_/             _\_____
VA  20  0 pulse(0 5 TD TR TF TH PER)                                         HERE
*
* Simulation Outputs
* Prints inputs, outputs, load output, and current use, respectively
*
*.tran 0.25ns TIMES                                                             HERE
.print trans v(20) v(21) i(Vdd)
.print trans v(100)
.options nomod ingold=2
.width out=80
*
* Pass cell output to subcircuit input (= load)
* Passing Vload Vcmosp Vcmosn output subcktname
XLOAD 2 4 5 21 100 load                                                         HERE
*
include(/icsl2/dloh/spice.dir/load)
*
include(/icsl2/dloh/spice.dir/power)
*
include(/icsl2/dloh/spice.dir/inv.fad.dir/inv.fad.spice)                       HERE
*
include(/icsl2/dloh/spice.dir/models)
*
.end
```




```
* Simulation of cell: dff.mag (D = 1; CLK: 0 -> 1 -> 0  
* D = 0; CLK: 0 -> 1 -> 0) HERE  
*  
* Notes: all inputs = 2ns rise/2ns fall  
* all clocks = 2ns rise/2ns fall  
* transistors courtesy of sim2spice  
* all transistor source/drain measurements made by hand  
* all transistor widths adjusted to Weff of each type  
* (Weff = W_drawn - Delta_W)  
* 3 um model cards courtesy of mosis  
*  
* Cell Inputs  
*  
define(TDC,2ns)  
define(TRC,2ns)  
define(THC,10ns)  
define(TFC,2ns)  
define(TLC,10ns)  
define(PERC,24ns)  
*  
define(TDI,0ns)  
define(TRI,0ns)  
define(THI,21ns)  
define(TFI,0ns)  
define(TLI,29ns)  
define(PERI,50ns)  
*  
define(TIME,50ns)  
*  
*  


The timing diagram shows three signals over time. The top signal is a clock (CLK) consisting of two identical trapezoidal pulses. Each pulse has a rising edge, a flat top, and a falling edge. The middle signal is a data input (D), which is a single rectangular pulse occurring during the first clock cycle. The bottom signal is a bus output (VClkbar) shown as a horizontal line.


  
VClk 10 0 pulse(0 5 TDC TRC TFC THC PERC) HERE  
VClkbar 11 0 pulse(5 0 TDC TRC TFC THC PERC)  
*  
VD 23 0 pulse(0 5 TDI TRI TFI THI PERI)  
*  
* Simulation Outputs  
* Prints inputs, outputs, load output, and current use, respectively  
*  
.nodeset v(43)=5V v(42)=0V HERE  
.tran 0.25ns TIME  
.print trans v(10) v(43) v(42) i(Vdd)  
.print trans v(100) v(101)  
.options nomod ingold=2  
.width out=80  
*  
* Pass cell output to subcircuit input (= load)  
* Passing Vload Vcmosp Vcmosn output subcktname  
*  
XLQbar 2 4 5 43 100 load HERE  
XLQ 2 4 5 42 101 load  
*  
include(//icsl2/dloh/spice.dir/load)  
*  
include(//icsl2/dloh/spice.dir/power)  
*  
include(//icsl2/dloh/spice.dir/dff.dir/dff.spice) HERE  
*  
include(//icsl2/dloh/spice.dir/models)
```



.end



[illegible]

```
include(/ics12/dloh/spice.dir/models)
*
.end
```




```
* Simulation of cell: sff.mag (D = 1; CLK: 0 -> 1 -> 0  
* D = 0; CLK: 0 -> 1 -> 0) HERE  
*  
* Notes: all inputs = 2ns rise/2ns fall  
* all clocks = 2ns rise/2ns fall  
* transistors courtesy of sim2spice  
* all transistor source/drain measurements made by hand  
* all transistor widths adjusted to Weff of each type  
* (Weff = W_drawn - Delta_W)  
* 3 um model cards courtesy of mosis  
*  
* Cell Inputs  
*  
define(TDC,2ns)  
define(TRC,2ns)  
define(THC,10ns)  
define(TFC,2ns)  
define(TLC,10ns)  
define(PERC,24ns)  
*  
define(TDI,0ns)  
define(TRI,0ns)  
define(THI,21ns)  
define(TFI,0ns)  
define(TLI,29ns)  
define(PERI,50ns)  
*  
define(TIME,50ns)  
*  
*  


The timing diagram shows two clock pulses labeled "CLK". The first pulse starts at approximately 10 ns and ends at 20 ns. The second pulse starts at approximately 35 ns and ends at 45 ns. Below the clock signals, there is a horizontal line representing a signal trace labeled "D".

  
VClk      10   0   pulse(0 5 TDC TRC TFC THC PERC) HERE  
VClkbar    11   0   pulse(5 0 TDC TRC TFC THC PERC)  
*  
VD         23   0   pulse(0 5 TDI TRI TFI THI PERI)  
*  
VPRESET   16   0   0V  
*  
* Simulation Outputs  
* Prints inputs, outputs, load output, and current use, respectively  
*  
*.nodeset v(43)=5V v(42)=0V HERE  
.tran 0.25ns TIME  
.print trans v(10) v(43) v(42) i(Vdd)  
.print trans v(100) v(101)  
.options nomod ingold=2  
.width out=80  
*  
* Pass cell output to subcircuit input (= load)  
* Passing Vload Vcmosp Vcmosn output subcktname  
*  
XLQbar 2 4 5 43 100 load HERE  
XLQ     2 4 5 42 101 load  
*  
include(/icsl2/dloh/spice.dir/load)  
*  
include(/icsl2/dloh/spice.dir/power)  
*  
include(/icsl2/dloh/spice.dir/sff.dir/sff.spice) HERE
```

```
include(/ics12/dloh/spice.dir/models)
*
.end
```


sff.mag (D = 1; CLK: 0 -> 1 -> 0; D = 0; CLK: 0 -> 1 -> 0)






```

*
* Standard power, pwell, and substrate voltages
* Buffer power isolated from standard power by subcircuited
*
Vdd      1  0  5V
Vtbuff   2  0  5V
Vbbuff   3  0  5V
Vcmosp   4  0  5V
Vcmosn   5  0  0V
*
include(/ics12/dloh/spice.dir/models)
*
.end

```








2.2 Spice Results: Final (Critical Paths)



```
include(/ics12/dloh/spice.dir/phil_phi2.dir/subckt.nor2)
include(/ics12/dloh/spice.dir/phil_phi2.dir/subckt.inv)
include(/ics12/dloh/spice.dir/phil_phi2.dir/subckt.rsmuxff)
include(/ics12/dloh/spice.dir/phil_phi2.dir/subckt.mux)
include(/ics12/dloh/spice.dir/phil_phi2.dir/subckt.nor3)
include(/ics12/dloh/spice.dir/phil_phi2.dir/subckt.fad)
*
include(/ics12/dloh/spice.dir/load)
*
include(/ics12/dloh/spice.dir/power)
*
include(/ics12/dloh/spice.dir/models)
*
.end
```

HERE


critical path: square root (phi1 -> phi2)




critical path: square root (phi1 -> phi2)



critical path: square root (phi1 -> phi2)



critical path: square root (phi1 -> phi2)



```

* Simulation of critical path: critpath (sqr root: phi2 -> phi1)
*
* Notes: all clocks = 2ns rise/2ns fall
*         transistors courtesy of sim2spice
*         all transistor source/drain measurements made by hand
*         all transistor widths adjusted to Weff of each type
*         (Weff = W_drawn - Delta_W)
*         3 um model cards courtesy of mosis

```

```


* Cell Inputs

```

```

define(TD,2ns)
define(TR,2ns)
define(TH,75ns)
define(TF,2ns)
define(TL,75ns)
define(PER,154ns)
define(TIME,100ns)

```



```

Vphi2bar 50 0 pulse(5 0 TD TR TF TH PER)
Vphi2    60 0 pulse(0 5 TD TR TF TH PER)
VPRESET  16 0 0

```

HERE

```

* Simulation Outputs

```

```

.tran 0.5ns TIME
.print trans v(60) v(71) v(91) v(102)
.print trans v(111) v(121) v(131)
.print trans v(141) v(151) v(162)
.print trans v(171) v(181) v(191)
.options nomod ingold=2
.nodeset v(71)=5 v(81)=0 v(91)=5 v(102)=5 v(111)=0 v(121)=5 v(131)=0
.nodeset v(141)=5 v(151)=0 v(162)=5 v(171)=0 v(181)=5 v(191)=0
.width out=80

```

HERE

```

* BUFF SUBCKT: Vdd Vcmosp Vcmosn A B
* RSFF SUBCKT: Vdd Vcmosp Vcmosn D Q Qbar CLK CLKbar PRESET
* FAD SUBCKT: Vdd Vcmosp Vcmosn A B C CYbar SUMbar
* INVFAD SUBCKT: Vdd Vcmosp Vcmosn A B
* NAND2 SUBCKT: Vdd Vcmosp Vcmosn A B C
* NOR2 SUBCKT: Vdd Vcmosp Vcmosn A B C

```

```

Xphi2bar 1 4 5 50 51
Xphi2    1 4 5 60 61 buff
Xrsff    1 4 5 0 71 72 51 61 16 buff
Xbuff1   1 4 5 71 81 rsff
Rtruck   81 82 25 buff
Ctrunk   82 0 .345pF
Xbuff2   1 4 5 82 91 buff
Rbranch  91 92 25
Cbranch  92 0 .185pF

```

```

Xfad1    1 4 5 1 0 92 101 102 fad
Xfad2    1 4 5 1 0 102 111 112 fad
Xfad3    1 4 5 1 0 111 121 122 fad
Xfad4    1 4 5 1 0 121 131 132 fad
Xfad5    1 4 5 1 0 131 141 142 fad

```

```

Xfad6      1 4 5 1 0 141 151 152      fad
Xfad7      1 4 5 1 0 151 161 162      fad
*
Xinvfad    1 4 5 162 171              invfad
Xnand2     1 4 5   1 171 181          nand2
Xnor2      1 4 5   0 181 191          nor2
*
Xload      2 4 5 191 201              load
*
include(//icsl2/dloh/spice.dir/critpath.dir/subckt.buff)
include(//icsl2/dloh/spice.dir/critpath.dir/subckt.rsff)
include(//icsl2/dloh/spice.dir/critpath.dir/subckt.fad)
include(//icsl2/dloh/spice.dir/critpath.dir/subckt.inv.fad)
include(//icsl2/dloh/spice.dir/critpath.dir/subckt.nand2)
include(//icsl2/dloh/spice.dir/critpath.dir/subckt.nor2)
*
include(//icsl2/dloh/spice.dir/load)
*
include(//icsl2/dloh/spice.dir/power)
*
include(//icsl2/dloh/spice.dir/models)
*
.end

```

HERE

critical path: square root (phi2 -> phi1)

